

Notice of References Cited

Application/Control No. 09/608,158	Applicant(s)/Patent Under Reexamination Artur Balasinski		
Examiner	Art Unit		
Kandasamy Thangayelu	2123	Page 1 of 1	

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-6,038,020	03-2000	Tsukuda	356/237.5
	В	US-			
	С	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	Н	US-			
	l	US-			
	J	US-			
	К	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N				_	
	0					
	Р					
	ø					
	R					
	S					
	٢					

NON-PATENT DOCUMENTS

		NON-FATENT DOGGINENTS
*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Axelrad, V. et al., "Efficient full-chip yield analysis methodology for OPC-corrected VLSI designs", IEEE, March 2000.
	٧	Balasinski, A et al., "A novel pproach to simulate the effect of Optical Proximity on MOSFET parametric yield", IEEE, December 1999.
	w	
	х	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.